

Bidirectional Buck-Boost Current-Fed Isolated DC-DC Converter and Its Modulation

Fengjiang Wu, *Senior Member, IEEE*, Shuai Fan, Xiaoguang Li, *Student Member, IEEE*, Suhua Luo

Abstract: In this paper, a bidirectional buck-boost current-fed isolated DC-DC converter (B3CFIDC) is proposed to realize the bidirectional and buck/boost voltage conversion and accordingly extend the operating range. The basic modulation is proposed and the operation principle is analyzed in detail. Furthermore, the voltage conversion ratio as the functions of the duty cycle ratio of the buck unit and shoot through ratio of the H-bridge converter is derived. The control rule of the two controllable variables is determined based on minimizing the average inductor current. In addition, the optimal starting moment of active period of the buck unit in the switching cycle is determined based on minimizing the inductor current ripple. The detailed experimental results verify the correctness and feasibility of the proposed topology and modulation.

Index Terms -- Current-fed DC-DC converter, bidirectional boost-buck conversion, modulation optimization.

I. INTRODUCTION

The bidirectional isolated DC-DC converter has attracted more and more attentions and has a wide potential applications in the fields of electrical vehicle charger, solid state transformer, energy storage system because of the advantages of good soft-switching operation and wide voltage conversion range, and so on [1]-[6].

The bidirectional isolated DC-DC converter mainly includes the following several typical topologies. The first one is the dual active bridge (DAB) based DC-DC converter. In theory, this topology is capable of a wide voltage conversion and power transfer range and full soft-switching operation. However, its main shortcoming is the large current stress [7]-[10]. It results in a poor utilization rate of the current ratings of the power switches and other components and the system cost is high accordingly.

The second one is the DAB DC-DC converter with the inductor-capacitor resonant tank as the energy storage component. This kind of topology possesses a better electromagnetic characteristics because of the quasi-sinusoidal operating current waveform and a better current ratio about 1.6 [11]-[16]. Due to these advantages relative to the DAB converter, the resonant-type DC-DC

converter has been widely applied in the low-voltage and middle or small power systems. However, in the case of the high voltage, the voltage across the resonant capacitor is very high. In addition, with the increasing of the power rating, the capacitance of the resonant capacitor will increase accordingly [11]. However, it is also very difficult to manufacture thus non-polar capacitor with so large capacitance and high voltage rating.

The third one is the current-fed isolated DC-DC converter (CFIDC) [17]-[26]. The configuration difference from the inductor-based DAB DC-DC converter leads to a quite different operating principle between these two topologies. In theory, the CFIDC possesses a quasi-unity ratio between the peak and averaged values of the transformer current. It results in a best utilization rate of the power rating of the hardware as compared to other two kinds of topologies. However, from the schematic of the CFIDC, it is essentially equivalent a standard boost DC-DC converter if neglecting the transformer current polarity reversion process. It means it can realize only the boost conversion. However, in many actual applications, i.e. the battery or the supercapacitors charging/discharging systems, the wide variation of the terminal voltage of the energy storage components requires that the charging/discharging system is capable of wide voltage conversion range. It is obvious that the feature of only boost conversion is not well suitable for thus application.

In order to preserve the advantages of quasi-unity current ratio of the CFIDC and extend its voltage conversion range, thus possessing a wide application fields, in this paper, a bidirectional boost-buck CFIDC is proposed. Furthermore, the control rule of the duty ratio cycle of the buck unit and the shoot through period of the H-bridge converter is determined based on minimizing the average inductor current. In addition, the optimal duration of the rising edge of the power switch of the buck unit relative to the starting moment of the switching cycle is determined based on minimizing the inductor current ripple. Finally, the proposed topology is compared with several popular DC-DC converters to highlight the advantages of the proposed topology.

II. PRINCIPLE OF PROPOSED BIDIRECTIONAL BOOST-BUCK CURRENT-FED ISOLATED DC-DC CONVERTER

The proposed bidirectional buck-boost current-fed isolated DC-DC converter (B3CFIDC) is shown in Fig. 1, including one bridge arm composed of the switches S_{11} and S_{12} , inductor L , H-bridge converter (HB_1), H-bridge converter (HB_2) and a high frequency isolation transformer (HFT). L_{lk} and n are the leakage inductor and winding ratio of HFT, respectively. L , HB_1 , HB_2 and HFT constitutes a standard current-fed isolated DC-DC converter. From [19], it can only achieve boost operation when power is transferred from U_1 to U_2 and only achieve buck operation in reverse direction. For the proposed converter, when

Manuscript received May 8, 2019; revised July 16, 2019 and August 29, 2019 accepted October 02, 2019.

This work is partly supported by National Natural Science Foundation of China (No. 51877050) and Natural Science Foundation of Heilongjiang Province, China (No. E2016031). (Corresponding author: S. Luo)

Fengjiang Wu, Shuai Fan and Xiaoguang Li are with the Department of Electrical Engineering, Harbin Institute of Technology, Harbin, China 150001 (e-mail: shimeng@hit.edu.cn, fanshuai@1995@163.com, xgli@hit.edu.cn).

Suhua Luo is with Department of Physics, Harbin Institute of Technology, Harbin, China 150001 (e-mail: shual@hit.edu.cn).




Fig. 1. Schematic of proposed B3CFIDC.




Fig. 2. Equivalent circuits of proposed topology in two transfer directions. (a) From U_1 to U_2 (forward mode), (b) from U_2 to U_1 (reverse mode).

power is transferred from U_1 to U_2 (forward mode), S_{12} is turned off and its equivalent circuit is shown in Fig. 2(a). Besides the normal boost operation, it can achieve the buck operation by controlling the duty cycle d_{11} of S_{11} in forward mode. When power is transferred in reverse direction, switch S_{11} is turned off and its equivalent circuit is shown in Fig. 2(b). The proposed converter can achieve the boost operation by controlling the duty cycle d_{12} of S_{12} in reverse mode. According to the above analysis, by adding switches S_{11} and S_{12} , the proposed topology can realize a bidirectional power transfer and buck-boost operation.

In this section, the operating principle of proposed topology is analyzed to lay the foundation for the subsequent modulation strategy and optimization scheme. Considering that the operating process of the proposed topology in two power transmission directions is dual, in order to save page space, this paper only analyses the working process of forward mode.

From [19] and Fig. 2(a), in forward mode, it needs to control the short through period of HB_1 to achieve the boost operation. At the same time, the diagonal switch pairs of HB_2 need to be turned on for a short time in each switch cycle to control the transformer current actively. So that the transformer current can reach the inductor current actively before the converter becomes power transfer state, so as to avoid the sudden change of transformer current and the voltage spike caused by the current mutation. The turn-on time ratio of the diagonal switch pairs of HB_2 is defined as d_s . In addition, there is another controllable variable, which is the duty cycle d_{11} of S_{11} .




Fig. 3. General modulation waveforms of proposed converter.

A general case of the modulation waveforms considering the above situation is shown in Fig. 3. Fig. 4 is the corresponding equivalent circuits of the proposed converter during different intervals in Fig. 3. In the following analysis, assuming that the energy storage inductor L is large enough to maintain a constant average current I_L through it and the current ripple is small enough to be ignored. The exaggerated waveform of instantaneous current of energy storage inductor (denoted as i_L) is also shown in Fig. 3 for the convenience of observation.

The control signals of S_2 , S_3 of HB_1 lag those of S_1 , S_4 in a half switching cycle. The simultaneous conduction period of diagonal power switches of HB_1 is defined as dTs , then the short through period of HB_1 is

$$t_{\text{shoot}} = (d - 0.5)T_s \quad (1)$$

where T_s is the switching cycle.

The operating process of the proposed converter in each interval of the operating waveforms shown in Fig. 3 is analyzed as follows.

[t_0 , t_1): In this interval, S_{11} keeps off state and i_L flows through D_{12} . S_2 and S_3 of HB_1 are under on state and the secondary current of HFT inputs to U_2 through D_6 and D_7 . U_1 does not output power, the inductor L can be seen as a current source transferring the power from the primary side to the secondary side of HFT. More accurately, i_L decreases gradually under the action of nU_2 .

[t_1 , t_2): At t_1 , S_1 and S_4 are turned on, and C_1 and C_4 begin to discharge. The voltage u_{ab} rises from $-U_2$ to zero in a very short time. When u_{ab} reaches zero at t_2 , the transformer current rises under the action of U_2 , i_L and i_{lk} are no longer equal to each other. From KCL law, the current flowing through S_{1-4} begins to increase from zero.

[t_2 , t_3): At t_2 , S_{1-4} are all turned on, the two bridge arms of HB_1 are both under shoot-through state. i_L flows through D_{12} and the two bridge arms of HB_1 . i_L remains constant because of zero voltage drop on L . The voltage across L_{lk} is

$$u_{lk} = u_{ab} - nU_2 \approx -nU_2 \quad (2)$$

So i_{lk} can be approximately expressed as

$$i_{lk} = -I_L + nU_2(t - t_2) / L_{lk} \quad (3)$$




Fig. 4. Equivalent circuits of different intervals in Fig. 3

It begins to rise under the action of U_2 . Starting from this interval, the currents through the power switches of HB₂ are $i_2 = i_{D7} = i_{D6} = -ni_{lk}$. The currents through S_1 and S_4 begin to rise from zero and the current through S_2 and S_3 begin to decrease from I_L . The instantaneous current of each switch of HB₁ can be expressed as

$$i_{S2} = i_{S3} = I_L - nU_2(t - t_2) / (2L_{lk}) \quad (4)$$

$$i_{S1} = i_{S4} = nU_2(t - t_2) / (2L_{lk}) \quad (5)$$

[t₃, t₄]: At t₃, i_{lk} reaches zero. The currents through S_1 and S_4 rise to $I_L/2$, and the currents through S_2 and S_3 decrease to $I_L/2$. Because all of the power switches of HB₂ are under off state, i_{lk} and the currents through S_{1-4} remain constant. D_6 and D_7 of HB₂ are turned off softly because i_{lk} reached zero. This period is defined as $d_{break} T_S$, shown in Fig. 3.

[t₄, t₅]: At t₄, S_6 and S_7 are turned on, U_2 is applied to the secondary side of HFT. Because $u_{ab} = 0$, i_{lk} begins to rise from zero under the action of U_2 . It leads that the currents through S_1 and S_4 begin to rise from $I_L/2$, and the current through S_2 and S_3 begin to decrease from $I_L/2$. Starting from this interval, $i_2 = i_{S7} = i_{S6} = ni_{lk}$.

[t₅, t₆]: At t₅, S_{11} is turned on, then U_1 is applied to the inductor L . Because $u_{ab} = 0$, i_L is expressed as

$$i_L = i_L(t_5) + (U_1 - u_{ab})(t - t_5) / L = i_L(t_5) + U_1(t - t_5) / L \quad (6)$$

Because L is much larger than L_{lk} , the rising rate of i_L is much less than the raising rate of i_{lk} . The energy is stored in L from U_1 .

[t₆, t₇]: At t₆, i_{lk} rises to I_L and the currents through S_1 and S_4 also rise to I_L , and the currents through S_2 and S_3 decrease to zero. The current i_{lk} has two flowing paths: the first one is from S_1 to D_3 , and the other one is from D_2 to S_4 . The currents through HB₁ are expressed as

$$i_{D2} = i_{D3} = 0.5(i_{lk} - I_L) \quad (7)$$

$$i_{S1} = i_{S4} = 0.5I_L + 0.5(i_{lk} - I_L) = 0.5i_{lk} \quad (8)$$

[t₇, t₈]: At t₇, S_2 , S_3 , S_6 and S_7 are turned off. S_2 and S_3 are under zero-current switching (ZCS) because no current flow through them. Because $u_{ab} = 0$, $u_{lk} \approx -nU_2$ and i_{lk} will decreases gradually. It means i_{lk} reaches its maximum at $t = t_7$, which is defined as i_{lk_max} . In order to ensure there is no voltage spike in the entire power range, i_{lk_max} should be designed based on the rated inductor current I_{L_rate} and a current margin ΔI_{lk} is considered. So i_{lk_max} can be expressed as

$$i_{lk_max} = I_{L_rate} + \Delta I_{lk} \quad (9)$$

Because i_{lk} begins to decrease, the currents through S_1 , S_4 , D_2 and D_3 also begin to decrease. Therefore, the current stress of each power switch can be obtained from (7) - (9).

$$i_{D1-4} = i_{S1-4} = I_{L_rate} + 0.5\Delta I_{lk} \quad (10)$$

[t₈, t₉]: At t₈, i_{lk} reaches to I_L , and the currents through D_2 and D_3 are zero. C_2 and C_3 are charged, and u_{ab} rises gradually. The flowing path of i_{lk} becomes from S_1 to S_4

and the secondary transformer current flows from D₅ to U₂ to D₈. It means the converter operates at the normal power transfer state. Furthermore, the period of [t₇, t₈] is

$$d'T_s = (I_{L_rate} + \Delta I_{lk} - I_L) L_{lk} / nU_2 \quad (11)$$

[t₉, t₁₀]: At t₉, u_{ab} reaches to nU₂ and i_L is expressed as

$$i_L = i_L(t_9) + (U_1 - nU_2)(t - t_9) / (L + L_{lk}) \quad (12)$$

[t₁₀, t₁₁]: At t₁₀, S₁₁ is turned off and i_L flows through D₁₂. i_L begins to decrease with the rate of (nU₂) / (L + L_{lk}).

Next, the relationship between the controllable variables d₁₁, d, d_s, the voltage conversion ratio k = nU₂/U₁, and I_L is analyzed. The average voltage between point e and f shown in Fig. 2 is defined as U_{ef} and the average voltage between point g and h shown in Fig. 2 is defined as U_{gh}. Obviously, the waveform of the instantaneous voltage between g and h can be obtained by rectifying the waveform of u_{ab} shown in Fig. 3, so U_{gh} can be obtained by calculating the average value of u_{ab} in a half switching cycle. The two average voltages can be expressed as

$$U_{ef} = d_{11}U_1 \quad (13)$$

$$U_{gh} = 2(1 - d - d')nU_2 \quad (14)$$

The volt-second product of L at the steady state is zero in the half switching cycle. It means

$$U_{ef} = U_{gh} \quad (15)$$

Thus, the relationship between the voltage conversion ratio and the controllable variables can be obtained as

$$k = \frac{nU_2}{U_1} = \frac{d_{11}}{2(1 - d - d')} \quad (16)$$

By substituting (11) into (16), k is expressed as

$$k = \frac{d_{11}}{2[1 - d - L_{lk}(I_{L_rate} + \Delta I_{lk} - I_L) / (nU_2 T_s)]} \quad (17)$$

From (16), because of d > 0.5 and d' > 0, the converter can achieve the boost and buck operation by varying d₁₁ and d cooperatively.

III. CONTROL RULE OF CONTROLLABLE VARIABLES

According to the above analysis, the voltage conversion ratio can be tuned by varying the controllable variables d₁₁ and d. For a certain voltage conversion ratio, d₁₁ and d have infinite combinations. So it is necessary to introduce some appropriate constraint to obtain the exact relationship between d₁₁, d and k. In addition, the variation of the position of S₁₁ under on state in the entire control cycle does not affect the voltage conversion ratio, however, it will affect the current ripple of inductor. In this section, the position of S₁₁ under on state relative to the control signal of HB₁ will be obtained by minimizing the current ripple of inductor.

A. Control Rule of d_s, d₁₁ and d to Reduce Average Inductor Current

Following is an analysis of the design principle of the turn-on time ratio d_s of the diagonal switch pairs of HB₂. The function of d_s is to make the transformer current to rise

actively by adding the voltage nU₂ at the leakage inductor L_{lk}, so that the voltage spike can be eliminated. Fig. 3 shows that during the turn-on period of the diagonal switch pairs of HB₂, U₁ does not output power and the power flows to L_{lk} from U₂, which can be equivalent to the reactive power. Therefore, this period (d_sT_s) should be as short as possible to avoid occupying too much effective power transfer time. The expression of primary transformer current is

$$i_{lk} = nU_2 t / L_{lk} \quad (18)$$

By substituting (9) into (18), d_s can be solved as

$$d_s = \frac{L_{lk} i_{lk_max}}{nU_2} = \frac{L_{lk}}{nU_2} (I_{L_rate} + \Delta I_{lk}) \quad (19)$$

Therefore, when the required i_{lk_max} and U₂ remain unchanged, d_s is mainly proportional to L_{lk}. The smaller L_{lk} is, the smaller d_s will be. In the actual system, it is necessary to consider the manufacturing process of the transformer, in order to avoid its design value too small to be realized in the actual production process. In order to simplify the control complexity, in the entire power range and voltage conversion range, d_s is always designed according to (19) and remain unchanged in this paper.

Next, the control principle of d₁₁ and d are analyzed. According to the principle of the converter, the relationship between the average input current I₁ and I_L is

$$I_1 = d_{11}I_L \quad (20)$$

From the waveform of the output current i₂ shown in Fig. 3, the effective part of i₂ is the area of the shadow part. The average value of i₂ can be expressed as

$$I_2 = 2I_L(1 - d - d') \quad (21)$$

From the above two equations, under the premise of transferring the same rated power, the larger d₁₁ is, the smaller I_L will be. Reducing I_L is beneficial to reduce the loss of power devices, inductors L and HFT. Therefore, the larger d₁₁ and the smaller d should be chosen as far as possible. Furthermore, from (16), in order to obtain the same voltage conversion ratio, if d₁₁ is increased, d should be reduced accordingly.

Therefore, for a given k, d₁₁ should be as large as possible while d should be as small as possible to reduce I_L. Considering that k is proportional to d₁₁ and inversely proportional to d, when the converter is under buck operation, d is taken as the minimum. When the converter is under boost operation, d₁₁ is taken as 1 and various voltage conversion ratios can be achieved by adjusting d.

The principle of determining the minimum of d is analyzed below. According to the above analysis, in order to eliminate the voltage spike, HB₂ is required to provide the voltage actively for a short time in each half switching cycle so that the primary transformer current can rise as soon as possible and exceed I_L. In order to obtain the fastest variation rate of the primary transformer current, during the period when HB₂ provides the reverse voltage, the AC-side output voltage of HB₁ u_{ab} should be equal to zero.

Therefore, the short-through period of HB₁ should be greater than or equal to twice the period of HB₂ providing reverse voltage. So the constraint of d is

$$(d - 0.5) \geq 2d_s \quad (22)$$




Fig. 5. Waveforms of polarity conversion process of the primary transformer current under different conditions.




Fig. 6. 3-D spatial curves of k as the functions of d , d_{11} .

Fig. 5 shows the waveforms of polarity conversion process of the primary transformer current under different conditions. From Fig. 5(a), if $(d-0.5) < 2d_s$, due to current transition time of transformer, L and L_{lk} are connected in series when the current through L_{lk} is not equal to the current through L , resulting in sudden change of current and the voltage spike.

As shown in Fig. 5(b), when the converter state varies, the primary transformer current is exactly equal to I_{L_rate} and it is in a critical continuous state. From Fig. 5(c), when the converter state varies, the primary transformer current also reach I_{L_rate} , so there will be no voltage spike. However, because the primary transformer current is discontinuous, in order to obtain the same power, the average inductor current will be larger than that in the critical continuous state, so additional power loss will be caused. In this paper, in order to reduce the power loss as much as possible under the premise of eliminating the voltage spike, the minimum of d in buck operation is chosen as

$$d_{\min} = 0.5 + 2d_s \quad (23)$$

By substituting (23) into (16) and ignoring the effect of d' , the relationship between k and d_{11} can be obtained as

$$k = \frac{nU_2}{U_1} = \frac{d_{11}}{2(1-0.5-2d_s-d')} \approx \frac{d_{11}}{2(0.5-2d_s)} \quad (24)$$

When $d_{11}=1$, the critical value of k is

$$k_{\text{crit}} = \frac{1}{2(1-0.5-2d_s-d')} \approx \frac{1}{2(0.5-2d_s)} > 1 \quad (25)$$

When k is larger than k_{crit} , d_{11} is kept at 1, and k can be adjusted by adjusting the shoot-through period of HB₁. In this situation, k can be expressed as

$$k = \frac{1}{2(1-d-d')} \quad (26)$$

In order to more intuitively and clearly explain the control rules of d and d_{11} in the entire voltage conversion range, the three-dimensional curves of k as the functions of d and d_{11} are drawn and shown in Fig. 6. In Fig. 6, the blue solid line is from (24) and the red line is from (26). It can be clearly seen from Fig. 6 that, when $k \leq k_{\text{crit}}$, d_{11} and k vary on the plane of $d=d_{\min}$. When $k > k_{\text{crit}}$, d and k vary on the plane of $d_{11}=1$. Besides, the adjustable range of d is $[d_{\min}, d_{\max}]$. d_{\max} can be calculated by setting $k=2$ in (26).

B. Discussion and Optimization of Action Position of G_{S11}

From the principle of the proposed B3CFIDC, the position of S_{11} under on state in the switching cycle does not affect the voltage conversion ratio and the average inductor current. However, it will affect the inductor current ripple. In the following, the variation of the inductor current ripple Δi_L with different action position of G_{S11} is discussed and the optimal action position is determined to minimize the inductor current ripple.

Considering that the polarity of (U_1-nU_2) determines the waveforms of i_L , the following analysis is divided into two cases: $k \leq 1$ and $1 \leq k < k_{\text{crit}}$.

Taking the rising edge of G_{S2} as the starting moment, the operating waveforms of the B3CFIDC can be divided into six cases: **a-f** with the action interval of G_{S11} gradually moving backward along the time axis. As shown in Fig. 7(a), Cases **a-f** correspond to $1 < k < k_{\text{crit}}$. As shown in Fig. 7(b), Cases **g-l** correspond to $k \leq 1$. The time difference between the rising edge of G_{S11} and G_{S2} is expressed by $\Delta d_{11}T_s$. Considering that these cases only occur when d_{11} is in a certain range, the expressions of Δi_L in various cases and corresponding range of d_{11} are derived below.

(1) Case: a, g

According to Fig. 7, the conditions of the edge moment of $G_{S11.a}$ or $G_{S11.g}$ is $0 \leq \Delta d_{11} < (d+d'-0.5)$, $0 \leq (\Delta d_{11} + 0.5d_{11}) < (d+d'-0.5)$, and $0.5d_{11}T_s$ should be less than the shoot-through period of HB₁. The range of d_{11} can be obtained as

$$d_{11} < nU_2 / (nU_2 + U_1) \quad (27)$$

From Fig. 7(a) and (b), the current ripple expressions of Case **a** and **g** can be obtained as

$$\Delta i_{L.a} = U_1(0.5d_{11})T_s / L \quad (28)$$

$$\Delta i_{L.g} = nU_2(1-d-d')T_s / (L + L_{lk}) \quad (29)$$

(2) Case: b, h

According to Fig. 7, when these two cases occur, the conditions of the edge moment of $G_{S11.b}$ or $G_{S11.h}$ is $0 \leq \Delta d_{11} < (d+d'-0.5)$, $(d+d'-0.5) \leq (\Delta d_{11} + 0.5d_{11}) < 0.5$, and $0.5d_{11}T_s$ should be less than $(1-4d_s)kT_s$. From Fig. 7(a) and (b), the current ripple expressions are

$$\Delta i_{L.b} = U_1(d+d'-0.5-\Delta d_{11})T_s / L \quad (30)$$

$$\Delta i_{L.h} = nU_2(0.5-\Delta d_{11}-0.5d_{11})T_s / (L + L_{lk}) \quad (31)$$




Fig. 7. Waveform of i_L with different action positions of G_{S11} .

(3) Case: c, i

According to Fig. 7, the conditions of edge moment is $0 \leq \Delta d_{11} < (d + d' - 0.5)$, $0.5 \leq (\Delta d_{11} + 0.5d_{11}) < (d + d')$, and $0.5d_{11}T_s$ must exceed the period when two diagonal switches of HB₁ are turned on, which means $(1 - d + d') < 0.5d_{11}$ and $k > 1$ is obtained. So Case **c** will occur as long as $G_{S11,c}$ satisfies the conditions of edge moment when $1 < k < k_{crit}$, and Case **i** does not exist when $k \leq 1$. From Fig. 7(a), the ripple current expressions are

$$\Delta i_{L,c} = U_1[d + d' - 0.5 - 0.5(1 - d_{11})]T_s / L \quad (32)$$

(4) Case: d, j

According to Fig. 7, the conditions of the edge moment is $(d + d' - 0.5) \leq \Delta d_{11} < 0.5$ and d_{11} must satisfy $(1 - d + d') \geq 0.5d_{11}$. According to the expression of k , Case **d** does not exist when $1 < k < k_{crit}$ and Case **j** will occur as long as $G_{S11,j}$ satisfies the conditions of edge moment when $k \leq 1$. From Fig. 7(b), the current ripple expressions of Case **j** can be obtained as

$$\Delta i_{L,j} = nU_2(1 - d - d' - 0.5d_{11})T_s / (L + L_k) \quad (33)$$

(5) Case: e, k

The conditions of the edge moment is $(d + d' - 0.5) \leq \Delta d_{11} < 0.5$, $0.5 \leq (\Delta d_{11} + 0.5d_{11}) < (d + d')$, and $0.5d_{11}T_s$ should be less than $(1 - 4d_s)kT_s$. The current ripple expressions of Case **e** and **k** can be obtained as

$$\Delta i_{L,e} = U_1[\Delta d_{11} - 0.5(1 - d_{11})]T_s / L \quad (34)$$

$$\Delta i_{L,k} = nU_2(\Delta d_{11} - d - d' + 0.5)T_s / (L + L_k) \quad (35)$$

(6) Case: f, l

The conditions of the edge moment is $(d + d' - 0.5) \leq \Delta d_{11} < 0.5$, $(d + d') \leq (\Delta d_{11} + 0.5d_{11}) < 1$, and d_{11} must satisfy $(d + d' - 0.5) \leq 0.5d_{11}$. The range of d_{11} can be obtained as

$$d_{11} \geq nU_2 / (nU_2 + U_1) \quad (36)$$

From Fig. 7(a) and (b), the current ripple expressions are

$$\Delta i_{L,f} = U_1(d + d' - 0.5)T_s / L \quad (37)$$

$$\Delta i_{L,l} = nU_2(1 - 0.5d_{11})T_s / (L + L_k) \quad (38)$$

For sake of comparison, the edge moment conditions of G_{S11} , action width conditions of G_{S11} and current ripple expression of these cases above when $1 < k < k_{crit}$ and $k \leq 1$ are listed in Table I and II, respectively.

From Table I, for Case **b**, **c** and **e**, when $1 < k < k_{crit}$, no matter how much power the converter output, as long as the action position of G_{S11} varies, these three cases can all occur. But for Case **a** and **f**, these two cases may only occur within the partial power range. The current ripple in each case is compared as follows.

Compare Case **b** with **c**, because the conditions of the edge moment of Case **c** is $\Delta d_{11} + 0.5d_{11} \geq 0.5$, by substituting it into (32), $\Delta i_{L,c} \leq \Delta i_{L,b}$ can be obtained.

Compare Case **e** with **c**, because the conditions of the edge moment of Case **c** is $d + d' - 0.5 \leq \Delta d_{11}$, by substituting it into (32), $\Delta i_{L,c} \leq \Delta i_{L,e}$ can be obtained.

TABLE I.
CONDITIONS AND CURRENT RIPPLE EXPRESSIONS UNDER $1 < k < k_{crit}$

Case	Conditions of edge moment	Limitation of d_{11}	Δi_L
a	$0 \leq \Delta d_{11} < d + d' - 0.5$, $0 \leq \Delta d_{11} + 0.5d_{11} < d + d' - 0.5$	$d_{11} < nU_2 / (nU_2 + U_1)$	$\Delta i_{L,a} = U_1(0.5d_{11})T_s / L$
b	$0 \leq \Delta d_{11} < d + d' - 0.5$, $d + d' - 0.5 \leq \Delta d_{11} + 0.5d_{11} < 0.5$	$d_{11} < (1 - 4d_s)k$	$\Delta i_{L,b} = U_1(d + d' - 0.5 - \Delta d_{11})T_s / L$
c	$d + d' - 0.5 \leq \Delta d_{11} < 0.5$, $0.5 \leq \Delta d_{11} + 0.5d_{11} < d + d'$	$d_{11} < (1 - 4d_s)k$	$\Delta i_{L,c} = U_1[d + d' - 0.5 - 0.5(1 - d_{11})]T_s / L$
e	$d + d' - 0.5 \leq \Delta d_{11} < 0.5$, $0.5 \leq \Delta d_{11} + 0.5d_{11} < d + d'$	$d_{11} < (1 - 4d_s)k$	$\Delta i_{L,e} = U_1[\Delta d_{11} - 0.5(1 - d_{11})]T_s / L$
f	$d + d' - 0.5 \leq \Delta d_{11} < 0.5$, $d + d' \leq \Delta d_{11} + 0.5d_{11} < 1$	$d_{11} \geq nU_2 / (nU_2 + U_1)$	$\Delta i_{L,f} = U_1(d + d' - 0.5)T_s / L$

TABLE II.
CONDITIONS AND CURRENT RIPPLE EXPRESSIONS UNDER $k \leq 1$

Case	Conditions of edge moment	Limitation of d_{11}	Δi_L
g	$0 \leq \Delta d_{11} < d + d' - 0.5$, $0 \leq \Delta d_{11} + 0.5d_{11} < d + d' - 0.5$	$d_{11} < nU_2 / (nU_2 + U_1)$	$\Delta i_{L,g} = nU_2(1 - d - d')T_s / (L + L_{lk})$
h	$0 \leq \Delta d_{11} < d + d' - 0.5$, $d + d' - 0.5 \leq \Delta d_{11} + 0.5d_{11} < 0.5$	$d_{11} < (1 - 4d_s)k$	$\Delta i_{L,h} = nU_2(0.5 - \Delta d_{11} - 0.5d_{11})T_s / (L + L_{lk})$
j	$d + d' - 0.5 \leq \Delta d_{11} < 0.5$, $0.5 \leq \Delta d_{11} + 0.5d_{11} < d + d'$	$d_{11} < (1 - 4d_s)k$	$\Delta i_{L,j} = nU_2(1 - d - d' - 0.5d_{11})T_s / (L + L_{lk})$
k	$d + d' - 0.5 \leq \Delta d_{11} < 0.5$, $0.5 \leq \Delta d_{11} + 0.5d_{11} < d + d'$	$d_{11} < (1 - 4d_s)k$	$\Delta i_{L,k} = nU_2(\Delta d_{11} - d - d' + 0.5)T_s / (L + L_{lk})$
l	$d + d' - 0.5 \leq \Delta d_{11} < 0.5$, $d + d' \leq \Delta d_{11} + 0.5d_{11} < 1$	$d_{11} \geq nU_2 / (nU_2 + U_1)$	$\Delta i_{L,l} = nU_2(0.5 - 0.5d_{11})T_s / (L + L_{lk})$




Fig. 8 Relation curve of current ripple of energy storage inductor with phase transformation of G_{S11} .




Fig. 9. Schematic of implementation of proposed modulation strategy.

Compare Case f with c, because $d_{11} < 1$, $\Delta i_{L,c} < \Delta i_{L,f}$ can be obtained easily.

Compare Case a with c, because $d + d' < 1$,

$\Delta i_{L,c} < \Delta i_{L,a}$ can be obtained easily. In summary, the current ripple of Case c is the minimum, and when $1 < k < k_{crit}$, this case can occur in the entire power range.

Similar conclusions can be obtained by comparing the current ripple in Table II in the same way. In summary, the current ripple of Case j is the minimum when $k \leq 1$ and this case can occur in the entire power range.

The curves of Δi_L as a function of Δd_{11} under various cases with a constant k are drawn and shown in Fig. 8. From Fig.8, the current ripples corresponding to Case c and j are the smallest.

According to the above analysis, when $1 < k < k_{crit}$, the action position of G_{S11} is set according to Case c. When $k \leq 1$, the action position of G_{S11} is set according to Case j. Furthermore, according to the operating waveforms of the two cases shown in Fig. 7, the action position of G_{S11} should be as far as possible across the normal power transfer region in the switching cycle.

C. Implementation of Optimized Modulation Strategy

From the principle of the proposed modulation strategy, the short-through time d , the turn-on time of S_{11} (d_{11}) and the action position of G_{S11} should be tuned in real time to obtain a smaller average inductor current and smaller current ripple under the premise of obtaining the required voltage conversion ratio. This paper presents an implementation scheme based on the dual modulation waves and single carrier wave, as shown in Fig. 9. According to the principle of the converter, an entire control cycle contains two carrier periods, which are used to generate the positive and negative half-cycle transformer currents, respectively. The first modulation wave is used to generate the control signals of S_{1-8} , and the second modulation wave is used to generate the control signals of

S_{11} . In the negative-half cycle of transformer current, S_2 and S_3 keep on state, and modulation wave 1 equals $M_1 = (d - 0.5)T_s$. When the carrier is greater than M_1 , there is $G_{on_base} = 1$, $G_{off_base} = 0$, otherwise $G_{on_base} = 0$, $G_{off_base} = 1$. In addition, a control signal G_{on_pre} is set, from the moment when the carrier wave is greater than M_1 , $G_{on_pre} = 1$, and after time $d_s T_s$, $G_{on_pre} = 0$. Then, there is the following relationship between the control signals of S_{1-8} and G_{on_base} , G_{off_base} and G_{on_pre} .

$$G_{S1,S4} = G_{off_base} \parallel G_{on_pre}, G_{S5,S8} = G_{on_pre} \quad (39)$$

Similarly, during the positive-half cycle of the transformer current, S_1 and S_4 keep on state, there is the following relationship between the control signal of S_{1-8} and G_{on_base} , G_{off_base} and G_{on_pre} .

$$G_{S2,S3} = G_{off_base} \parallel G_{on_pre}, G_{S5,S8} = G_{on_pre} \quad (40)$$

As for the generation process of G_{S11} , from the above analysis, the conduction interval of S_{11} should be kept in the normal power transfer region. Therefore, a simple method is to align the falling edge of G_{S11} to the starting moment of the carrier wave. Thus the modulation wave 2 can be set as $M_2 = d_{11} T_s$. When the carrier wave is greater than M_2 , there is $G_{S11} = 0$, otherwise $G_{S11} = 1$.

IV. EXPERIMENTAL VERIFICATION AND DISCUSSION

In order to verify the basic performance of the proposed B3CFIDC and the optimized modulation strategy, an experimental platform based on DSP+FPGA is built, as shown in Fig. 8. The two DC sides of the B3CFIDC are connected with a DC voltage source and an adjustable resistor as the load, respectively. The experimental parameters are listed in Table III. All experiments were carried out under open-loop conditions.

Firstly, the buck and boost operation functions of the proposed topology under forward mode and the correctness of the derived voltage conversion ratio expression are verified. The optimal control scheme is adopted for the modulation strategy. In order to verify the performance is a wide voltage conversion range, U_1 is set to 50V and 150V, respectively. Another DC side is connected with a pure resistor as a load, and the expected value of U_2 is set to 200V. Furthermore, two different reference powers are set to verify the proposed topology and theoretical analysis under boost and buck operation conditions and under different power conditions.

Firstly, U_1 is set to 150V and the expected power is $P = 437W$. The resistance R_2 is adjusted to the corresponding value, so that when the output power equals the reference power, there will be $U_2 = 200V$ in theory. Because it is in buck operation, d should be the minimum value, that is $d = 0.55$, and d_{11} should be $d_{11} = 0.5835$ calculated by the voltage conversion ratio expression.

Similarly, U_1 is further set to 50V and the expected power is $P = 300W$ and the expected U_2 is still 200V. The system is under boost conditions. $d = 0.74$, $d_{11} = 1$ can be calculated from the set voltages and power. Furthermore, U_1 is set to 150V and the expected power is set as





Fig. 10. Schematic of experimental platform in (a) and photograph in (b).

TABLE III.
VALUES OF EXPERIMENTAL PLATFORM PARAMETERS

Parameter	Value	Parameter	Value
U_2	200V	d_s	0.025
Range of U_1	50V-150V	k_{crit}	1.111
n	0.5	I_{L_rate}	8A
L_{lk}	5μH	ΔI_{lk}	2A
$T_s (f_s)$	20us (50kHz)	L	600uH
Part number of power switch		IGBT, K30T60	

$P = 260W$, $d = 0.55$, $d_{11} = 0.5766$ can be calculated. And U_1 is set to 50V, the expected power is set as $d = 0.737$, $d_{11} = 1$, $P = 250W$ can be calculated.

The corresponding experimental results are shown in Fig. 11(a) - (d). In the four cases mentioned above, the average value of i_L remains unchanged, indicating that the voltage-second balance is obtained, while U_2 is approximately equal to the expected value of 200V, indicating that the proposed topology has realized the buck and boost operation, and the derived voltage conversion ratio expression is correct.

Furthermore, in the four cases, the waveforms of u_{ab} contain only some transient resonant voltage overshoot and there is no significant voltage spike inside. It verifies the ability of the proposed modulation strategy to eliminate the voltage spike. The waveforms of i_{lk} are basically consistent with the theoretical waveforms. The reason of existing the oscillations in the transformer current is that the junction capacitor of the power switch resonates with the leakage inductor.




Fig. 11. Experimental results of forward mode using optimized modulation. (a) $U_1=150\text{V}$ and $P=437\text{W}$ and $d=0.55, d_{11}=0.5835$, (b) $U_1=50\text{V}$ and $P=300\text{W}$ and $d=0.74, d_{11}=1$, (c) $U_1=150\text{V}$ and $P=260\text{W}$ and $d=0.55, d_{11}=0.5766$, (d) $U_1=50\text{V}$ and $P=250\text{W}$ and $d=0.737, d_{11}=1$.

Secondly, the performance of the optimized control rule of d and d_{11} to reduce the average inductor current is verified. Taking the experimental results of Fig. 11(a) and (b) as reference, and on the premise of the same input and output voltage and power, two groups of different non-optimal values of d and d_{11} were set as follows: $d=0.722$, $d_{11}=0.364$ and $d=0.805, d_{11}=0.75$. The experimental results are shown in Fig. 12(a) and (b). In the optimization scheme, I_L equals 5A and 6A, respectively. For the cases in Fig. 12, I_L equals to 8A, which is much larger than the optimal cases in Fig. 11. The reasons are described below. According to the expression of voltage conversion ratio, for a certain k , d should be set as small as possible while d_{11} should be set as large as possible to reduce the average inductor current. The values of d_{11} in Fig. 12 are less than those in Fig. 11 while the values of d in Fig. 12 are larger than those in Fig. 11. Reducing d_{11} means the period of outputting power of U_1 decreases in a control cycle. Increasing d means the effective period of transferring power from HB₁ to HB₂ decreases. The both factors lead I_L needs to be larger with the same P . The experimental results show that the proposed control rule of d and d_{11} achieves the operation with the minimum inductor current.

The third, the optimization scheme of action position of G_{S11} is verified. The comparison is performed under the same input, output voltages and transfer power. The inductor current ripple Δi_L and other key experimental waveforms of the optimized scheme are shown in Fig. 13(a). In addition, Case **k** and **I** are selected as the compared objects. For Case **k**, the rising edge of G_{S11} is lags $5.4\mu\text{s}$ ($\Delta d_{11}=0.27$) behind the start moment (the rising edge of G_{S2}).

The corresponding experimental results are shown in Fig. 13(b). For Case **I**, the rising edge of G_{S11} lags $9.2\mu\text{s}$ ($\Delta d_{11}=0.46$) behind the starting moment. The corresponding experimental results are shown in Fig. 13(c). From these figures, under the optimized scheme, $\Delta i_L \approx 0.45\text{A}$, however, $\Delta i_L \approx 0.64\text{A}$ in Case **k** and $\Delta i_L \approx 0.7\text{A}$ in Case **I**. The experimental results show that the inductor current ripple under the optimized scheme is much smaller than those under the other two cases, which shows that the proposed optimization scheme for the




Fig. 12. Experimental results using non-optimized d and d_{11} . (a) $U_1=150\text{V}$ and $P=437\text{W}$ and $d=0.722, d_{11}=0.364$, (b) $U_1=50\text{V}$ and $P=300\text{W}$ and $d=0.805, d_{11}=0.75$.

position of G_{S11} has obtained a smaller inductance current ripple.

Finally, the performance of the proposed topology in reverse mode is experimentally verified. In this mode, S_{11} keeps off state because the current flows through its body diode. In the boost mode, S_{12} is controlled with the PWM control signal of G_{S12} . S_{12} keeps off in the buck mode. In this mode U_2 is the source and it is set as 200V. The desired U_1 are 150V and 50V, and the desired power is 437W and 300W, respectively. The corresponding experimental waveforms are shown in Fig. 14. From Fig. 14, the actual U_1 in both cases are approximately equal to the expected values, thus realizing the reverse buck and boost operation and power control.

In addition, the efficiency of the proposed topology is measured at the input voltage of 50V and the output voltage of 200V by experiment. The efficiency of the proposed topology is compared with that of VF-DAB and boost-current-fed converter [19], as shown in Fig. 15. Because the proposed topology has more conduction loss on the switch S_{11} than the boost-current-fed converter, its efficiency is slightly lower. Because the current stress of the proposed topology is much smaller than that of VF-DAB, its conduction loss is less than that of VF-DAB, and its efficiency is slightly higher than that of VF-DAB.




Fig. 13. Experimental results with different action positions of G_{S11} . (a) Optimal case, (b) Case k , (c) Case l .




Fig. 14. Experimental results of proposed topology under reverse mode. (a) $U_1=146V$ and $P=410W$, (b) $U_1=50V$ and $P=300W$.




Fig. 15 Efficiency of three isolated DC-DC converter.

TABLE IV.
DATA OF SEVERAL BIDIRECTIONAL DC-DC CONVERTERS

	DAB	Resonant	Current-fed	Proposed
Voltage conv. range	Buck-boost, wide	Buck-boost, wide	Boost, narrow	Buck-boost, wide
Current stress ratio	2	1.6	1	1
Number of switch	8	8	8	10
Number of equivalent switch	16	12.8	8	10
Cost ratio of switch	1.6	1.28	0.8	1

Furthermore, in order to further verify the advantages of the proposed topology in terms of the voltage conversion range, current stress and cost, it is compared with the typical voltage-type dual active bridge (DAB) based DC-DC converter, LC series resonant DC-DC converter and the boost current-fed isolated DC-DC converter in [19]. The corresponding comparative data are shown in Table IV. According to the existing literature, the ratio of peak to average current in DAB converter is about 2, the ratio of peak to average current in LC resonant converter is 1.6, and the ratio of peak to average current in current-fed converter is about 1. The number of equivalent power switches is defined as the product of the current stress ratio and the actual number of switching devices. Under the same transfer power, in order to simplify the comparison, the number of equivalent power switches and cost ratio are calculated according to the approximately proportional relationship of the current rating. From Table IV, at the same power, the number of equivalent power switches of the proposed topology is reduced by 50% and 28% compared with DAB and LC resonant DC-DC converters, respectively. The voltage conversion range is significantly extended compared with the boost current-fed DC-DC converter. Therefore, the proposed topology has excellent comprehensive performance.

V. CONCLUSION

The proposed bidirectional boost-buck current-fed isolated DC-DC converter realizes the bidirectional boost and buck operation. The proposed modulation strategy and the cooperative control scheme of shoot-through duty cycle and buck duty cycle achieve a low average inductor current and current ripple and the voltage spike is avoided in the entire operation range. The comparison between the proposed topology and several typical DC-DC converters shows that the proposed topology has lower cost ratio under the premise of realizing the bidirectional boost and buck operation. The cost of the proposed topology is 40% lower than that of the DAB DC-DC converter and 22% lower than that of the resonant converter, respectively. The proposed topology has better practical value.

REFERENCES

- [1] Tong, L. Hang, G. Li, et al., "Modeling and analysis of a dual-active-bridge-isolated bidirectional DC/DC converter to

- minimize RMS current with whole operating range," *IEEE Trans. Power Electron.*, Vol. 33, no. 6, pp. 5302 - 5316, Jun. 2018.
- [2] L. Xue, Z. Shen, D. Boroyevich, P. Mattavelli, and D. Diaz, "Dual active bridge-based battery charger for plug-in hybrid electric vehicle with charging current containing low frequency ripple," *IEEE Trans. Power Electron.*, vol. 30, no. 12, pp. 7299-7307, Dec. 2015.
 - [3] P. Jain, M. Pahlevaninezhad, S. Pan, and J. Drobniak, "A review of high frequency power distribution systems: for space, telecommunication, and computer applications," *IEEE Trans. Power Electron.*, vol. 29, no. 8, pp. 3852-3863, Aug. 2014.
 - [4] X. Pan, A. Ghoshal, Y. Liu, Q. Xu, "Hybrid-modulation-based bidirectional electrolytic capacitor-less three-phase inverter for fuel cell vehicles: analysis, design, and experimental results," *IEEE Trans. Power Electron.*, Vol. 33, no. 5, pp. 4167 - 4180, May 2018.
 - [5] S. P. Engel, M. Stieneker, N. Soltan, et al., "Comparison of the modular multilevel DC converter and the dual-active bridge converter for power conversion in HVDC and MVDC grids," *IEEE Trans. Power Electron.*, Vol. 30, no. 1, pp. 124 - 137, Jan. 2015.
 - [6] F. Krismar, and J. W. Kolar, "Efficiency-optimized high-current dual active bridge converter for automotive applications," *IEEE Trans. Ind. Electron.*, vol. 59, no. 7, pp. 2745-2760, Jul. 2012.
 - [7] H. Q. Wen, W. D. Xiao, and B. Su, "Nonactive power loss minimization in a bidirectional isolated DC-DC converter for distributed power systems," *IEEE Trans. Ind. Electron.*, vol. 61, no. 12, pp. 6822-6831, Dec. 2014.
 - [8] J. Huang, Y. Wang, Z. Li, and W. Lei, "Unified triple-phase-shift control to minimize current stress and achieve full soft switching of isolated bidirectional DC-DC converter," *IEEE Trans. Ind. Electron.*, vol. 63, no. 7, pp. 4169-4179, Jul. 2016.
 - [9] F. Wu, F. Feng, H. B. Gooi, "Cooperative triple-phase-shift control for isolated DAB DC-DC converter to improve current characteristics," *IEEE Trans. Ind. Electron.*, vol. 66, no. 9, pp. 7022 - 7031, Sep. 2019.
 - [10] S. Luo, F. Wu, "Hybrid modulation strategy for IGBT-based isolated dual-active-bridge DC-DC converter," *IEEE Journal of Emerging and Selected Topics in Power Electronics*, Vol. 6, no. 3, pp. 1336 - 1344, Mar. 2018.
 - [11] A. Abramovitz, S. Bronshtein, "A design methodology of resonant LLC DC-DC converter," European Conference on Power Electronics & Applications, Birmingham, UK, 2011, pp. 1-10.
 - [12] M. Yaqoob, K. H. Loo, and Y. M. Lai, "A four-degrees-of-freedom modulation strategy for dual-active-bridge series-resonant converter designed for total loss minimization," *IEEE Trans. Power Electron.*, Vol. 34, no. 2, pp. 1065 - 1081, Feb. 2019.
 - [13] R. P. Twinaime, D. J. Thrimawithana, U. K. Madawala and C. A. Baguley, "A New Resonant Bidirectional DC-DC Converter Topology," *IEEE Trans. Power Electron.*, vol. 29, no. 9, pp. 4733-4740, Sept. 2014.
 - [14] L. Corradini, Member, IEEE, D. Seltzer, D. Bloomquist, R. Zane, et al., "Minimum current operation of bidirectional dual-bridge series resonant DC/DC converters," *IEEE Trans. Power Electron.*, vol. 27, no. 7, pp. 3266-3276, Jul. 2012.
 - [15] S. Hu, X. Li, and A. K. S. Bhat, "Operation of a bidirectional series-resonant converter with minimized tank current and wide ZVS range," *IEEE Trans. Power Electron.*, vol. 34, no. 1, pp. 904 - 915, Jan. 2019.
 - [16] T. Jiang, J. Zhang, X. Wu, K. Sheng, and Y. Wang, "A bidirectional LLC resonant converter with automatic forward and backward mode transition," *IEEE Trans. Power Electron.*, vol. 30, no. 2, pp. 757-770, Nov. 2015.
 - [17] S. J. Jang, C. Y. Won, B. K. Lee and J. Hur, "Fuel cell generation system with a new active clamping current-fed half-bridge converter," *IEEE Trans. Energy Convers.*, vol. 22, no. 2, pp. 332-340, Jun. 2007.
 - [18] A. K. Rathore, A. K. S. Bhat and R. Oruganti, "Analysis, design and experimental results of wide range ZVS active-clamped L-L type current-fed DC/DC converter for fuel cells to utility interface," *IEEE Trans. Ind. Electron.*, vol. 59, no. 1, pp. 473-485, Jan. 2012.
 - [19] X. Pan and A. K. Rathore, "Novel bidirectional snubberless naturally commutated soft-switching current-fed full-bridge isolated DC/DC converter for fuel cell vehicles," *IEEE Trans. Ind. Electron.*, vol. 61, no. 5, pp. 2307-2315, May 2014.
 - [20] X. Pan and A. K. Rathore, "Naturally clamped soft-switching current-fed three-phase bidirectional DC/DC converter," *IEEE Trans. Ind. Electron.*, vol. 62, no. 5, pp. 3316-3324, May 2015.
 - [21] S. Bal, A. K. Rathore and D. Srinivasan, "Naturally commutated current-fed three-phase bidirectional soft-switching DC-DC converter with 120° modulation technique," *IEEE Trans. Ind. Appl.*, vol. 52, no. 5, pp. 4354-4364, Sept.-Oct. 2016.
 - [22] D. Sha, Y. Xu, J. Zhang and Y. Yan, "Current-fed hybrid dual active bridge DC-DC converter for a fuel cell power conditioning system with reduced input current ripple," *IEEE Trans. Ind. Electron.*, vol. 64, no. 8, pp. 6628-6638, Aug. 2017.
 - [23] X. Sun, X. Wu, Y. Shen, X. Li and Z. Lu, "A current-fed isolated bi-directional DC-DC converter," *IEEE Trans. Power Electron.*, vol. 32, no. 9, pp. 6882-6895, Sept. 2017.
 - [24] Y. Shi, R. Li, Y. Xue, H. Li, "Optimized operation of current-fed dual active bridge DC-DC converter for PV applications," *IEEE Trans. Ind. Electron.*, vol. 62, no. 11, pp. 6986 - 6995, Nov. 2015.
 - [25] R. Ramachandran and M. Nymand, "Experimental Demonstration of a 98.8% Efficient Isolated DC-DC GaN Converter," *IEEE Trans. on Ind. Electron.*, vol. 64, no. 11, pp. 9104-9113, Nov. 2017.
 - [26] D. Sha, X. Wang, K. Liu, C. Chen, "A current-fed dual-active-bridge DC-DC converter using extended duty cycle control and magnetic-integrated inductors with optimized voltage mismatching control," *IEEE Trans. Power Electron.*, Vol. 34, no. 1, pp. 462 - 473, Jan. 2019.



Fengjiang Wu (M'15-SM'17) received the B.S., M.S. and Ph.D. degrees in electrical engineering from Harbin Institute of Technology (HIT), Harbin, China, in 2002, 2004 and 2007, respectively.

Since 2007, he has been with the Department of Electrical Engineering, HIT, where he is currently an Associate Professor. He has published more than 40 top-tier journal papers and serves as the Associate Editors of

IEEE Access and IET Power Electronics. His research interests include the area of renewable energy generation, solid state transformer and microgrid,



Shuai Fan received the B.S. degree in electrical engineering from Zhengzhou University, Zhengzhou, China, in 2018, where he is currently working toward the M.S. degree in electrical engineering in Harbin Institute of Technology (HIT), Harbin, China.

His research interest is in the field of DC/DC power conversion.



Xiaoguang Li received the B.S. degree in electrical engineering from Harbin Institute of Technology, Harbin, China, in 2015, where he is currently working toward the Ph.D. degree in electrical engineering.

His research interest is in the field of grid-connected inverters for renewable energy generation system and microgrid.